Abstract-This paper presents a capacitive readout circuit for tri-axes microaccelerometer with sub-fF offset calibration capability. A charge sensitive amplifier (CSA) with correlated double sampling (CDS) and digital to equivalent capacitance converter (DECC) is proposed. The DECC is implemented using 10-bit DAC, charge transfer switches, and a chargestoring capacitor. The DECC circuit can realize the equivalent capacitance of sub-fF range with a smaller area and higher accuracy than previous offset cancelling circuit using series-connected capacitor arrays. The readout circuit and MEMS sensing element are integrated in a single package. The supply voltage and the current consumption of analog blocks are 3.3 V and 230 µA, respectively. The sensitivities of tri-axes are measured to be 3.87 mg/LSB, 3.87 mg/LSB and 3.90 mg/LSB, respectively. The offset calibration which is controlled by 10-bit DECC has a resolution of 12.4 LSB per step with high linearity. The noise levels of tri-axes are 349 µg/√Hz, 341 µg/√Hz and 411 µg/√Hz, respectively.
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I. INTRODUCTION
The microaccelerometers have been successfully commercialized, and its applications have extended to various fields including automotive applications, mobile applications, and so on. In the mobile application, especially, the microaccelerometers have become an essential part to recognize motion and realize various functions. To satisfy the tight requirements of the recent mobile platforms, the footprint of Microelectromechanical System (MEMS) sensing device and its readout circuit should be small and power consumption should be lower than other applications. Thus, capacitive sensing scheme is generally used due to its strength of simple structure and low power consumption [1] .
In two-chip microaccelerometers with separated MEMS sensing element and CMOS readout circuit, the analog front-end block is generally connected to the MEMS sensing element using wire-bonding. The parasitic capacitances between bonding pads are typically about 10 -11~1 0 -12 F. As the size of sensing element gets smaller, the effect of the mismatch between these parasitic capacitances becomes more critical to the accelerometer's performance. The output signal can be easily saturated by even a little mismatch of several fF because the mechanical sensitivity with respect to the acceleration input is usually about a few fF/g. Thus, to reduce output offset variations and obtain wide signal swing range, the calibration technique with sub-fF resolution is inevitable. An offset trimming is one of the most important issues in microaccelerometer readout circuit design. Some studies on calibration methods for minimizing the parasitic capacitance effect have been reported [1, 4, 5] . The minimum implementable capacitance is typically in the range of 10~20 fF on the minimum design rule. Therefore, previous researches implemented small capacitance by series-connected unit capacitance, which is areaconsuming solution [4] . In addition, excessively sophisticated layout should be considered to form desired capacitance without unwanted parasitic components.
In this paper, a sub-fF trimmable readout circuit for capacitive tri-axes microaccelerometer is presented. A charge sensitive amplifier (CSA) with correlated double sampling (CDS) scheme and a precise offset calibration scheme is proposed. Instead of using series-connected capacitor arrays, the digital to equivalent capacitance converter (DECC) adopting offset calibration scheme using charge transferring [6, 7] is implemented using 10-bit DAC, charge transfer switches, and a charge-storing capacitor. The DECC circuit can realize the equivalent capacitance of sub-fF range with a small area and high accuracy. The calibration coefficients are stored to the on-chip EEPROM.
II. TOP LEVEL ARCHITECTURE
The block diagram of the top-level microsystem, consisting of the MEMS sensing element and CMOS readout circuit, is shown in Fig. 1 . In the tri-axes MEMS sensing elements, the inertial force exerted by applied acceleration compels the proof mass to move, producing the capacitance changes between movable electrodes and fixed electrodes. To reduce the chip size and power consumptions, we adopted time-interleaved channel sharing scheme. A muxed CSA with CDS converts these capacitance changes to analog voltages. The CDS scheme eliminates the undesired low frequency components including 1/f noise and amplifier offset. The charge-transfer offset calibration circuit in CSA can adjust the output offset. A programmable gain amplifier (PGA) amplifies the signal to the desired target. An algorithmic ADC converts this analog input to digital data. The following digital signal processing block includes digital low pass filter (LPF) using a moving average method, additional offset and gain calibration, and motion interrupts generator. The internal register values including offset and gain calibration coefficients are stored to on-chip EEPROM. Both the SPI and I2C protocol are implemented to interface with various host systems and calibration systems.
III. PROGRAMMABLE CAPACITIVE SENSING CHAIN
1. Proposed CSA Architecture with CDS and DECC
The schematics of the conventional CSA and the proposed CSA are shown in Fig. 2 . Fig. 2(a) shows the conventional CSA with CDS and programmable capacitor arrays [5] . In conventional CSA, binary weighted capacitor arrays are generally used to compensate for output offset due to the parasitic capacitance mismatch. The binary weighted capacitor arrays, however, are not adequate approaches to implement the offset calibration circuit with sub-fF resolution and high linearity. In binary weighted capacitor array, area-consuming series-connected unit capacitances are required to implement the sub-fF capacitors, because the minimum implementable capacitance is typically in the range of 10~20 fF on the minimum design rule. Moreover, unwanted parasitic components by sophisticated interconnections degenerate the linearity of the capacitor arrays.
Since the capacitors for sub-fF calibration are difficult to be implemented, a new CSA with CDS and DECC is proposed without area-consuming capacitor arrays, as shown in Fig. 2(b) . To achieve low noise characteristics, the proposed CSA adopts the CDS scheme reported in [2] . This has several advantages of speed and noise immunity compared to other CDS types reported in [3] . The offset calibration principal of the proposed CSA using DECC is as follows: In Fig. 2(b) , C p1 and C p2 are parasitic capacitances. The DECC is implemented using 10-bit DAC, charge transfer switches, and a chargestoring capacitor. To compensate for an undesired charge from the mismatch between C p1 and C p2 , the DAC charges the charge-storing capacitor (C off ) at the reset phase of Ф 1 .
The simplified schematic of the proposed CSA is shown in Fig. 3 . The voltage across C off is V DAC -V COM , where V DAC is output voltage of 10 bit R-2R DAC, and V COM is common mode voltage, VDD/2.
At Φ1 phase, the charges stored in the capacitors are expressed as follows.
Here, ∆C and Cnom are the capacitance change and the nominal capacitance of the MEMS sensing element, respectively. Also, the Q uΦ1 is stored charge in C nom + ΔC and C p1 , Q dΦ1 is stored charge in C nom -ΔC and C p2 , Q offΦ1 is stored charge in C off , and Q totalΦ1 is stored charge in the capacitors at Φ1 phase.
At the amplification phase of Φ2, the charge in C off of C off × (V DAC -V COM ) and the charge in the MEMS sensing element are transferred to the left plate of a feedback capacitor (C f ), at the amplification phase of Ф 2 . At Φ2 phase, the charges stored in the capacitors are expressed as follows.
Here, the Q uΦ2 is stored charge in C nom + ΔC and C p1 , Q dΦ2 is stored charge in C nom -ΔC and C p2 , Q offΦ2 is stored charge in C off , Q fΦ2 is stored charge in C f and Q totalΦ2 is stored charge in the capacitors at Φ2 phase. Therefore, the output voltage, V o , can be expressed using charge conservation between phase Φ1 and Φ2, as follows ( )
where ∆C is capacitance change from the MEMS sensing element, ∆C p is parasitic capacitance mismatch (C p1 -C p2 ), and C eq is the equivalent capacitance generated by DECC. The C eq is expressed as
As expressed in (10) and (11), the output offset due to ∆C p can be canceled out by programming C eq using 
DECC.
In the proposed CSA, the DAC has an output range from 0 V to VDD with 10-bit resolution. The chargestoring capacitor (C off ) is designed to be 512 fF. Thus, the minimum trimming step and maximum trimming range of C eq are calculated to be 0.5 fF and ±256 fF, respectively. The DAC is implemented using R-2R ladder type, as shown in Fig. 4 , because it has high performance with low power and does not need to have fast conversion rate. In the CSA, the modulation clock frequency is 64 kHz. The operational amplifier adopts general folded-cascode scheme. Assuming the total input capacitance of 7pF, the feedback capacitance of 576fF and a capacitive load of 180fF, the design specifications at the phase of amplification are summarized in Table 1 .
PGA with CDS
A CSA output is amplified by a programmable gain amplifier (PGA) to adjust the signal to the desired level. The designed PGA with CDS is shown in Fig. 6 . The offset and 1/f noise components are removed by CDS, and the output voltage of PGA (V PGA ) is expressed as
The output voltage is determined with respect to the amount of the charge and the ratio of C in and C f , with the offset portion eliminated. In this circuit, the input capacitance (C in ) has a range from 25 fF to 180 fF with 32 steps and the feedback capacitance (C f ) is 25 fF. The simulated gain of PGA with increasing input code is shown in Fig. 7 . The gain of PGA is programmable from 1 V/V to 8 V/V with 5 bit resolution. (c) Equivalent capacitance (C eq ) and ΔC eq 
IV. MEASUREMENT RESULTS
The readout circuit was implemented in the 0.18 µm 1P4M CMOS process with EEPROM. The die size is 1300 µm × 1500 µm and the MEMS device is 1050 µm × 1050 µm. Figs. 8(a) and (b) show the layout of the circuit and the packaged prototype of the microaccelrometer system. The supply voltage for the system is typically 3.3V, and an internal LDO generates a 1.8V supply for the analog block. Also, the supply current for analog circuits is measured to be 230 µA. In power-down mode, the supply current is measured to be less than 1 µA. Fig. 9 shows the measurement results when the ±1 g acceleration inputs per each axis are applied. As the microaccelerometer is manually flipped along the x-, yand z-axes, the accelerometer output is accordingly changed. The output offset and sensitivity are calibrated by using DECC and PGA. The calibration target of the output sensitivity is 512 LSB/±1 g (= 256 LSB/g = 3.906 mg/LSB). After calibration, the output sensitivities of three axes are measured to be 3.87 mg/LSB, 3.87 mg/LSB and 3.90 mg/LSB, respectively. The output offset errors of three axes are set to be -4.8 LSB, -3.2 LSB and -4.75 LSB, respectively. The output offset with respect to the digital input of DECC is shown in Fig. 10 . The DECC can calibrate the output offset with the resolution of 12.5 LSB/step.
Because the total output sensitivity is 256 LSB/g and the mechanical sensitivity of the MEMS sensing element is 6 fF/g, the capacitive sensitivity of the readout circuit is calculated to be 32 LSB/fF ((256 LSB/g) / (8 fF/g)). Therefore, the offset calibration resolution of 12.5 LSB/step is equivalent to 0.39 fF/step ((12.5 LSB/step)/ (32 LSB/fF)). This results means that the DECC can calibrate the output offset in sub-fF resolution.
The output data rate is 2 kHz per axis. The measured noise levels of the x-, y-and z-axes are 349 µg/√Hz, 341 µg/√Hz and 411 µg/√Hz, respectively.
V. CONCLUSIONS
The highly precise readout circuit for capacitive triaxes microaccelerometer is presented. The CSA with CDS and DECC can achieve both low power and high accuracy while maintaining low power consumption and a small area. The DECC using 10-bit DAC, charge transfer switches, and a charge-storing capacitor can realize the equivalent capacitance of sub-fF range for compensating the offset by capacitance mismatch with a smaller area and higher accuracy than previous methods. After the PGA adjusts the gain of microaccelerometer, its sensitivities of the tri-axes are measured to be 3.87 mg/LSB, 3.87 mg/LSB and 3.90 mg/LSB, respectively. The offset calibration, controlled by 10-bit DECC, has a resolution of 12.5 LSB per step with high linearity, and it results in setting the offset error to be -4.8 LSB, -3.2 LSB and -4.75 LSB, respectively. The noise levels of the triaxes are 349 µg/√Hz, 341 µg/√Hz and 411 µg/√Hz. 
